View PM49FL002_137629.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PMC
FEATURES
* * Single Power Supply Operation Low voltage range: 3.0 V - 3.6 V Standard Intel Firmware Hub/LPC Interface Read compatible to Intel(R) 82802 Firmware Hub devices Conforms to Intel LPC Interface Specification Revision 1.1 Memory Configuration PM49FL002: 256K x 8 (2 Mbit) Pm49FL004: 512K x 8 (4 Mbit) Cost Effective Sector/Block Architecture PM49FL002: Sixty-four uniform 4 Kbyte sectors, or sixteen uniform 16 Kbyte blocks (sector group) Pm49FL004: One hundred and twenty-eight uniform 4 Kbyte sectors, or eight uniform 64 Kbyte blocks (sector group)
PM49FL002 / Pm49FL004
2 Mbit / 4 Mbit 3.3 Volt-only Firmware Hub/LPC Flash Memory
*
-
* -
-
*
-
Firmware HUB (FWH)/Low Pin Count (LPC) Mode 33 MHz synchronous operation with PCI bus 5-signal communication interface for insystem read and write operations Standard SDP Command Set Data# Polling and Toggle Bit features Register-based read and write protection for each block (FWH mode only) 4 ID pins for multiple Flash chips selection (FWH mode only) 5 GPI pins for General Purpose Input Register TBL# pin for hardware write protection to Boot Block WP# pin for hardware write protection to whole memory array except Boot Block
-
* Address/Address Multiplexed (A/A Mux)
Mode 11-pin multiplexed address and 8-pin data I/O interface Supports fast programming on EPROM programmers Standard SDP Command Set Data# Polling and Toggle Bit features
* Top Boot Block
PM49FL002: 16 Kbyte top Boot Block Pm49FL004: 64 Kbyte top Boot Block -
* Automatic Erase and Program Operation
Build-in automatic program verification for extended product endurance Typical 25 s/byte programming time Typical 50 ms sector/block/chip erase time
* Lower Power Consumption
Typical 2 mA active read current Typical 7 mA program/erase current
* Two Configurable Interfaces
In-System hardware interface: Auto detection of Firmware Hub (FWH) or Low Pin Count (LPC) memory cycle for in-system read and write operations Address/Address-Multiplexed (A/A Mux) interface for programming on EPROM Programmers during manufacturing
* High Product Endurance
Guarantee 100,000 program/erase cycles per single sector (preliminary) Minimum 20 years data retention
-
* Compatible Pin-out and Packaging
32-pin (8 mm x 14 mm) VSOP 32-pin PLCC Optional lead-free (Pb-free) package
* Hardware Data Protection
Programmable Microelectronics Corp.
PMC and P-Flash are registered trademark of Programmable Microelectronics Corporation. Intel is a registered trademark of Intel Corporation.
1
Issue Date: December, 2003 Rev:1.4
PMC
GENERAL DESCRIPTION
PM49FL002 / 004
The PM49FL002/004 are 2 Mbit/4 Mbit 3.3 Volt-only Flash Memories used as BIOS in PCs and Notebooks. These devices are designed to use a single low voltage, ranging from 3.0 Volt to 3.6 Volt, power supply to perform insystem or off-system read, erase and program operations. The 12.0 Volt VPP power supply are not required for the program and erase operations of devices. The devices conform to Intel(R) Low Pin Count (LPC) Interface specification revision 1.1 and also read-compatible with Intel 82802 Firmware Hub (FWH) for most PC and Notebook applications. The PM49FL002/004 support two configurable interfaces: In-system hardware interface which can automatic detect the FWH or LPC memory cycle for in-system read and write operations, and Address/Address Multiplexed (A/A Mux) interface for fast manufacturing on EPROM Programmers. These devices are designed to work with both Intel Family chipset and Non-Intel Family Chipset platforms, it will provide PC and Notebook manufacturers great flexibility and simplicity for design, procurement, and material inventory. The memory array of PM49FL002 is divided into uniform 4 Kbyte sectors, or uniform 16 Kbytes blocks (sector group - consists of four adjecent sectors). The memory array of Pm49FL004 is divided into uniform 4 Kbyte sectors, or uniform 64 Kbyte blocks (sector group - consists of sixteen adjecent sectors). The sector or block erase feature allows users to flexibly erase a memory area as small as 4 Kbyte or as large as 64 Kbyte by one single erase operation without affecting the data in others. The chip erase feature allows the whole memory to be erased in one single erase operation. The devices can be programmed on a byte-by-byte basis after performing the erase operation. The program operation of PM49FL002/004 is executed by issuing the program command code into command register. The internal control logic automatically handles the programming voltage ramp-up and timing. The erase operation of the devices is executed by issuing the sector, block, or chip erase command code into command register. The internal control logic automatically handles the erase voltage ramp-up and timing. The preprogramming on the array which has not been programmed is not required before an erase operation. The devices offer Data# Polling and Toggle Bit functions in FWH/LPC and A/A Mux modes, the progress or completion of program and erase operations can be detected by reading the Data# Polling on I/O7 or Toggle Bit on I/O6. The PM49FL002 has a 16 Kbyte top boot block which can be used to store user security data and code. The Pm49FL004 has a 64 Kbyte top boot block. The boot block can be write protected by a hardware method controlled by the TBL# pin or a register-based protection turned on/off by the Block Locking Registers (FWH mode only). The rest of blocks except boot block in the devices also can be write protected by WP# pin or Block Locking Registers (FWH mode only). The PM49FL002/004 are manufactured on PMC's advanced nonvolatile technology, P-FLASHTM. The devices are offered in 32-pin VSOP and PLCC packages with optional environmental friendly lead-free package.
Programmable Microelectronics Corp.
2
Issue Date: December, 2003 Rev: 1.4
PMC
CONNECTION DIAGRAMS
FWH RST# GPI2 GPI3 NC CLK GPI4 VCC
PM49FL002 / 004
A/A Mux LPC
RST# RST#
GPI2
GPI3
R/C# CLK
FWH GPI1 GPI0 WP# TBL# ID3 ID2 ID1 ID0 FWH0
LPC GPI1 GPI0 WP# TBL# RES RES RES RES LAD0
A/A Mux A7 A6 A5 A4 A3 A2 A1 A0 I/O0 5 6 7 8 9 10 11 12 13 14 A/A Mux I/O1 15 I/O2 16 GND 17 I/O3 18 19 I/O5 20 I/O6 4 3 2 1 32 31 30 29 28 27 26 25 24 23 22 21
NC
A10
VCC
A8
A9
GPI4
VCC
NC
A/A Mux IC GND NC NC VCC OE# WE# NC I/O7
LPC IC GND NC NC VCC INIT#
FWH IC GND NC NC VCC INIT#
LFRAME# FWH4 NC RES NC RES
LAD1
I/O4
RES RES
LAD2
LAD3
FWH2
GND
GND
FWH1
RES
RES
32-PIN PLCC
FWH3
FWH
RES
RES
LPC
FWH
LPC
A/A Mux
A/A Mux
LPC
FWH
VCC NC NC GND IC GPI4 CLK VCC NC RST# GPI3 GPI2 GPI1 GPI0 WP# TBL#
VC C NC NC GND IC GPI4 CLK VC C NC RST# GPI3 GPI2 GPI1 GPI0 WP# TBL#
VCC NC NC GND IC A10 R/C# VCC NC RST# A9 A8 A7 A6 A5 A4
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
OE# WE# NC I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2 A3
INIT# LFRAME# NC RES RES RES RES LAD3 GND LAD2 LAD1 LAD0 RES RES RES RES
INIT# FWH4 NC RES RES RES RES FWH3 GND FWH2 FWH1 FWH0 ID0 ID1 ID2 ID3
32-PIN (8mm x 14mm) VSOP
Programmable Microelectronics Corp.
3
Issue Date: December, 2003 Rev: 1.4
PMC
PRODUCT ORDERING INFORMATION
Pm49FL00x T -33 JCE
PM49FL002 / 004
Environmental Attribute E = Lead-free (Pb-free) Package Blank = Standard Package Temperature Range C = Commercial (0C to +70C) Package Type J = 32-pin Plastic J-Leaded Chip Carrier (32J) V = 32-pin (8 mm x 14 mm) VSOP (32V) Speed Option Boot Block Location T = Top Boot Block
PMC Device Number PM49FL002 (2 Mbit) Pm49FL004 (4 Mbit)
Part Number PM49FL002T-33JCE
MHz
Boot Block Location
P ackag e
Temperature R an g e
32J PM49FL002T-33JC 33 PM49FL002T-33VCE 32V PM49FL002T-33VC Pm49FL004T-33JCE 32J Pm49FL004T-33JC 33 Pm49FL004T-33VCE 32V Pm49FL004T-33VC Top Commercial (0C to +70C) Top Commercial (0C to +70C)
Programmable Microelectronics Corp.
4
Issue Date: December, 2003 Rev: 1.4
PMC
PIN DESCRIPTIONS
SYMB OL TYPE Interface PP X FWH LP C D ESC R IPTION
PM49FL002 / 004
A[10:0]
I
Address Inputs: For i nputi ng the multi plex addresses and commands i n PP mode. Row and column addresses are latched duri ng a read or wri te cycle controlled by R/C # pi n. Row/C olumn Select: T i ndi cate the row or column address i n PP o mode. When thi s pi n goes low, the row address i s latched. When thi s pi n goes hi gh, the column address i s latched. D ata Inputs/Outputs: Used for A/A Mux mode only, to i nput command/data duri ng wri te operati on and to output data duri ng read operati on. The data pi ns float to tri -state when OE# i s di sabled. Wri te Enable: Acti vate the devi ce for wri te operati on. WE# i s acti ve low. Output Enable: C ontrol the devi ce's output buffers duri ng a read cycle. OE# i s acti ve low. Interface C onfi gurati on Select: Thi s pi n determi nes whi ch mode i s selected. When pulls hi gh, the devi ce enters i nto A/A Mux mode. When pulls low, FWH/LPC mode i s selected. Thi s pi n must be setup duri ng power-up or system reset, and stays no change duri ng operati on. Thi s pi n i s i nternally pulled down wi th a resi stor between 20-100 K. Reset: T reset the operati on of the devi ce and return to standby mode. o Ini ti ali ze: Thi s i s a second reset pi n for i n-system use. INIT# or RST# pi n pulls low wi ll i ni ti ate a devi ce reset. FWH/LPC General Purpose Inputs: Used to set the GPI_REG for system desi gn purpose only. The value of GPI_REG can be read through FWH i nterface. These pi ns should be set at desi red state before the start of the PC I clock cycle for read operati on and should remai n no change unti l the end of the read cycle. Unused GPI pi ns must not be floated. T p Block Lock: When pulls low, i t enables the hardware wri te protecti on o for top boot block. When pulls hi gh, i t di sables the hardware wri te protecti on. Wri te Protect: When pulls low, i t enables the hardware wri te protecti on to the memory array except the top boot block. When pulls hi gh, i t di sables hardware wri te protecti on. FWH Address and D ata: The major I/O pi ns for transmi tti ng data, addresses and command code i n FWH mode. FWH Input: T i ndi cate the start of a FWH memory cycle operati on. o Also used to abort a FHW memory cycle i n progress. X X X X LPC Address and D ata: The major I/O pi ns for transmi tti ng data, addresses and command code i n LPC mode. LPC Frame: T i ndi cate the start of a LPC memory cycle operati on. o Also used to abort a LPC memory cycle i n progress. FWH/LPC C lock: T provi de a synchronous clock for FWH and LPC o mode operati ons. Identi fi cati on Inputs: These four pi ns are part of the mechani sm that allows multi ple FWH devi ces to be attached to the same bus. The strappi ng of these pi ns i s used to i denti fy the component. The boot devi ce must have ID [3:0] = 0000b and i t i s recommended that all subsequent devi ces should use sequenti al up-count strappi ng. These pi ns are i nternally pulled-down wi th a resi stor between 20-100 K. X X X X D evi ce Power Supply Ground No C onnecti on Reserved: Reserved functi on pi ns for future use.
R/C #
I
X
I/O[7:0] WE# OE#
I/O I I
X X X
IC
I
X
X
X
RST# INIT#
I I
X
X X
X X
GPI[4:0]
I
X
X
TBL#
I
X
X
WP#
I
X
X
FWH[3:0] FWH4 LAD [3:0] LFRAME# C LK
I/O I I/O I I
X X
ID [3:0]
I
X
V CC GND NC RES
X X X
X X X X
Note: I = Input, O = Output Programmable Microelectronics Corp.
5
Issue Date: December, 2003 Rev: 1.4
PMC
BLOCK DIAGRAM
ERASE/PROGRAM VOLTAGE GENERATOR
PM49FL002 / 004
TBL# WP# INIT# FWH[3:0] or LAD[3:0] FWH4 or LFRAME# CLK GPI[4:0] A[10:0] I/O[7:0] WE# OE# R/C# IC RST#
I/O BUFFERS FWH/LPC MODE INTERFACE HIGH VOLTAGE SWITCH
PP MODE INTERFACE
CONTROL LOGIC
DATA LATCH
SENSE AMP
ADDRESS LATCH
Y-GATING Y-DECODER MEMORY ARRAY
X-DECODER
DEVICE OPERATION
MODE SELECTION The PM49FL002/004 can operate in two configurable interfaces: The In-System Hardware interface and Address/Address Multiplexed (A/A Mux) interface controlled by IC pin. If the IC pin is set to logic high (VIH), the devices enter into A/A Mux interface mode. If the IC pin is set logic low (VIL), the devices will be in in-system hardware interface mode. During the in-system hardware interface mode, the devices can automatically detect the Firmware Hub (FWH) or Low Pin Count (LPC) memory cycle sent from host system and response to the command accordingly. The IC pin must be setup during power-up or system reset, and stays no change during device operation. When working in-system, typically on a PC or Notebook, the PM49FL002/004 are connected to the host system through a 5-pin communication interface operated based on a 33-MHz synchronous clock. The 5-pin interface is defined as FWH[3:0] and FWH4 pins under FWH mode or as LAD[3:0] and LFRAME# pins under LPC mode for easy understanding as to those existing compatible products. When working off-system, typically on a EPROM Programmer, the devices are operated through 11-pin multiplexed address - A[10:0] and 8-pin data I/O - I/O[7:0] interfaces. The memory addresses of devices are input through two bus cycles as row and column addresses controlled by a R/C# pin.
Programmable Microelectronics Corp.
PRODUCT IDENTIFICATION The product identification mode can be used to read the Manufacturer ID and the Device ID by a software Product ID Entry command in both in-system hardware interface and A/A Mux interface modes. The product indentification mode is activated by three-bus-cycle command. Refer to Table 1 for the Manufacturer ID and Device ID of Pm49FL00x and Table 14 for the SDP Command Definition. In FWH mode, the product identification can also be read directly at FFBC0000h for Manufacturer ID - "9Dh" and FFBC0001h for Device ID in the 4 GByte system memory map. Table 1: Product Identification
Description Manufacturer ID Device ID PM49FL002 Pm49FL004
Address 00000h 00002h 2Mb 4Mb 00001h
Data 9D h 7F h 6D h 6E h
6
Issue Date: December, 2003 Rev: 1.4
PMC
DEVICE OPERATION (CONTINUED)
The PM49FL002/004 provide three levels of data protection for the critical BIOS code of PC and Notebook. It includes memory hardware write protection, hardware data protection and software data protection. MEMORY HARDWARE WRITE PROTECTION The PM49FL002 has a 16 Kbyte top boot block and the Pm49FL004 has a 64 Kbyte top boot block. When working in-system, the memory hardware write protection feature can be activated by two control pins - Top Block Lock (TBL#) and Write Protection (WP#) for both FWH and LPC modes. When TBL# is pulled low (VIL), the boot block is hardware write protected. A sector erase, block erase, or byte program command attempts to erase or program the boot block will be ignored. When WP# is pulled low (VIL), the Block 0 ~ Block 14 of PM49FL002, or the Block 0 ~ Block 6 of Pm49FL004 (except the boot block) are hardware write protected. Any attemp to erase or program a sector or block within this area will be ignored. Both TBL# and WP# pins must be set low (VIL) for protection or high (VIH) for un-protection prior to a program or erase operation. A logic level change on TBL# or WP# pin during a program or erase operation may cause unpredictable results. The TBL# and WP# pins work in combination with the block locking registers. When active, these pins write protect the appropriate blocks regardless of the associated block locking registers setting. HARDWARE DATA PROTECTION Hardware data protection protects the devices from unintentional erase or program operation. It is performed by the devices automatically in the following three ways: (a) VCC Detection: if VCC is below 1.8 V (typical), the program and erase functions are inhibited. (b) Write Inhibit Mode: holding any of the signal OE# low, or WE# high inhibits a write cycle (A/A Mux mode only). (c) Noise/Glitch Protection: pulses of less than 5 ns (typical) on the WE# input will not initiate a write cycle (A/A Mux mode only).
PM49FL002 / 004
SOFTWARE DATA PROTECTION The devices feature a software data protection function to protect the device from an unintentional erase or program operation. It is performed by JEDEC standard Software Data Protection (SDP) command sequences. See Table 14 for SDP Command Definition. A program operation is initiated by three memory write cycles of unlock command sequence. A chip (only available in A/A Mux mode), sector or block erase operation is initiated by six memory write cycles of unlock command sequence. During SDP command sequence, any invalid command or sequence will abort the operation and force the device back to standby mode. BYTE PROGRAMMING In program operation, the data is programmed into the devices (to a logical "0") on a byte-by-byte basis. In FWH and LPC modes, a program operation is activated by writing the three-byte command sequence and program address/data through four consecutive memory write cycles. In A/A Mux mode, a program operation is activated by writing the three-byte command sequence and program address/data through four consecutive bus cycles. The row address (A10 - A0) is latched on the falling edge of R/C# and the column address (A21 - A11) is latched on the rising edge of R/C#. The data is latched on the rising edge of WE#. Once the program operation is started, the internal control logic automatically handles the internal programming voltages and timing. A data "0" can not be programmed back to a "1". Only erase operation can convert "0"s to "1"s. The Data# Polling on I/O7 or Toggle Bit on I/O6 can be used to detect when the programming operation is completed in FWH, LPC, and A/A Mux modes. CHIP ERASE The entire memory array can be erased by chip erase operation available under the A/A Mux mode operated by EPROM Programmer only. Pre-programs the device is not required prior to the chip erase operation. Chip erase starts immediately after a six-bus-cycle chip erase command sequence. All commands will be ignored once the chip erase operation has started. The Data# Polling on I/O7 or Toggle Bit on I/O6 can be used to detect the progress or completion of erase operation. The devices will return back to standy mode after the completion of chip erase. 7
Issue Date: December, 2003 Rev: 1.4
Programmable Microelectronics Corp.
PMC
DEVICE OPERATION (CONTINUED)
SECTOR AND BLOCK ERASE The PM49FL002 contains sixty-four uniform 4 Kbyte sectors, or sixteen uniform 16 Kbyte blocks (sector group consists of four adjecent sectors). The Pm49FL004 contains one hundred and twenty-eight uniform 4 Kbyte sectors, or eight uniform 64 Kbyte blocks (sector group consists of sixteen adjecent sectors). A sector erase command is used to erase an individual sector. A block erase command is used to erase an individual block. See Table 12 - 13 for Sector/Block Address Tables. In FWH/LPC mode, an erase operation is activated by writing the six-byte command sequence through six consecutive write memory cycles. In A/A Mux mode, an erase operation is activated by writing the six-byte command in six consecutive bus cycles. Pre-programs the sector or block is not required prior to an erase operation. I/O7 DATA# POLLING The devices provide a Data# Polling feature to indicate the progress or the completion of a program or erase operation in all modes. During a program operation, an attempt to read the device will result in the complement of the last loaded data on I/O7. Once the program cycle is complete, the true data of the last loaded data is valid on all outputs. During an erase operation, an attempt to read the device will result a "0" on I/O7. After the erase cycle is complete, an attempt to read the device will result a "1" on I/O7. I/O6 TOGGLE BIT
PM49FL002 / 004
The PM49FL002/004 also provide a Toggle Bit feature to detect the progress or the completion of a program or erase operation. During a program or erase operation, an attempt to read data from the devices will result in I/ O6 toggling between "1" and "0". When the program or erase operation is complete, I/O6 will stop toggling and valid data will be read. Toggle bit may be accessed at any time during a program or erase operation. RESET Any read, program, or erase operation to the devices can be reset by the INIT# or RST# pins. INIT# and RST# pins are internally hard-wired and have same function to the devices. The INIT# pin is only available in FWH and LPC modes. The RST# pin is available in all modes. It is required to drive INIT# or RST# pins low during system reset to ensure proper initialization. During a memory read operation, pulls low the INIT# or RST# pin will reset the devices back to standby mode and then the FWH[3:0] of FWH interface or the LAD[3:0] of LPC interface will go to high impedance state. During a program or erase operation, pulls low the INIT# or RST# pin will abort the program or erase operation and reset the devices back to standby mode. A reset latency will occur before the devices resume to standby mode when such reset is performed. When a program or erase operation is reset before the completion of such operation, the memory contents of devices may become invalid due to an incomplete program or erase operation.
Programmable Microelectronics Corp.
8
Issue Date: December, 2003 Rev: 1.4
PMC
FWH MODE OPERATION
FWH MODE MEMORY READ/WRITE OPERATION In FWH mode, the PM49FL002/004 are connected through a 5-pin communication interface - FWH[3:0] and FWH4 pins to work with Intel(R) Family of I/O Controller Hubs (ICH) chipset platforms. The FWH mode also support JEDEC standard Software Data Protection (SDP) product ID entry, byte program, sector erase, and block erase command sequences. The chip erase command sequence is only available in A/A Mux mode. The addresses and data are transmitted through the 4bit FWH[3:0] bus synchronized with the input clock on CLK pin during a FWH memory cycle operation. The address or data on FWH[3:0] bus is latched on the rising edge of the clock. The pulse of FWH4 pin inserted for one clock indicates the start of a FWH memory read or memory write cycle. Once the FWH memory cycle is started, asserted by FWH4, a START value "11xxb" is expected by PM49FL002/004 as a valid command cycle and is used to indicates the type of memory cycle ("1101b" for FWH memory read cycle or "1110b" for FWH memory write cycle). Addresses and data are transferred to and from the device decided by a series of "fields". Field sequences and contents are strictly defined for FWH memory read and write operations. Refer to Table 2 and 3 for FWH Memory Read Cycle Definition and FWH Memory Write Cycle Definition. There are 7 clock fields in a FWH memory cycle that gives a 28 bit memory address A27 - A0 through FWH[3:0] pins, but only the last five address fields will be decoded by the FWH devices. The PM49FL002 decodes A17 - A0 with A19 and A18 ignored. The Pm49FL004 decodes A18 - A0 with A19 ignored. The address A22 has the special function of directing reads and writes to the Flash array when A22 = 1 or to the register space with A22 = 0. The A27 - A23 and A21 A20 are don't care for the devices under FWH mode. The PM49FL002/004 are mapped within the top 4 Mbyte address range devoted to the FWH devices in the 4 Gbyte system memory space. Please see Table 11 for System Memory Map. FWH ABORT OPERATION
PM49FL002 / 004
The FWH4 signal indicates the start of a memory cycle or the termination of a cycle in FWH mode. Asserting FWH4 for one or more clock cycle with a valid START value on FWH[3:0] will initiate a memory read or memory write cycle. If the FWH4 is driven low again for one or more clock cycles during this cycle, this cycle will be terminated and the device will wait for the ABORT command "1111b" to release the FWH[3:0] bus. If the abort occurs during the program or erase operation such as checking the operation status with Data# Polling (I/O7) or Toggle Bit (I/O6) pins, the read status cycle will be aborted but the internal program or erase operation will not be affected. Only the reset operation initiated by RST# or INIT# pin can terminate the program or erase operation.
Programmable Microelectronics Corp.
9
Issue Date: December, 2003 Rev: 1.4
PMC
FWH MODE OPERATION (CONTINUED)
Table 2: FWH Memory Read Cycle Definition
Clock Cycle 1 Field START FWH[3: 0] 1101 0000 to 1111 Direction Description IN
PM49FL002 / 004
Start of Cycle: "1101b" to indicate the start of a memory read cycle. ID Select Cycle: Indicates which FWH device should respond. If the IDSEL field matches the value set on ID[3:0] pins, then the particular FWH device will respond to subsequent commands. Address Cycles: This is the 28-bit memory address. The addresses transfer most-significant nibble first and leastsignificant nibble last. (i.e., A27 - 24 on FWH[3:0] first, and A3 - A0 on FWH[3:0] last). Memory Size Cycle: Indicates how many bytes will be or transferred during multi-byte operations. The Pm49FL00x only support "0000b" for one byte operation. Turn-Around Cycle 0: The Intel ICH has driven the bus then float it to all "1"s and then floats the bus.
2
IDSEL
IN
3-9
IMADDR
YYYY
IN
10 11 12 13 14-15 16 17
IMSIZE TAR0 TAR1 RSYNC DATA TAR0 TAR1
0000 1111 1111 (float) 0000 (READY) YYYY 1111 1111 (float)
IN IN then Float
Float then Turn-Around Cycle 1: The device takes control of the bus OUT during this cycle. OUT OUT Ready Sync: The FWH device indicates the least-significant nibble of data byte will be ready in next clock cycle. Data Cycles: The 8-bits data transferred with least-significant nibble first and most-significant nibble last. (i.e., I/O3 - I/O0 on LAD[3:0] first, then I/O7 - I/O4 on FWH[3:0] last).
OUT then Turn -Around Cycle 0: The FWH device has driven the bus Float then float it to all "1"s and then floats the bus. Float then Turn-Around Cycle 1: The Intel ICH resumes control of the bus IN during this cycle.
FWH MEMORY READ CYCLE WAVEFORMS
CLK
RST# or INIT#
FWH4
Memory Read Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb Address A[19:16] A[15:12] A[11:8] A[7:4] A[3:0] IMSIZE 0000b 1111b TAR Tri-State RSYNC 0000b 1 Clock D[3:0] Data D[7:4] 1111b TAR Tri-State Next Start 1101b 1 Clock
FWH[3:0]
1101b 1 Clock
Load Address in 7 Clocks From Host to Device
2 Clocks
Data Out 2 Clocks From Device to Host
2 Clocks
Programmable Microelectronics Corp.
10
Issue Date: December, 2003 Rev: 1.4
PMC
FWH MODE OPERATION (CONTINUED)
Table 3: FWH Memory Write Cycle Definition
Clock Cycle 1 Field START FWH[3: 0] 1110 0000 to 1111 Direction Description IN
PM49FL002 / 004
Start of Cycle: "1110b" to indicate the start of a memory write cycle. ID Select Cycle: Indicates which FWH device should respond. If the IDSEL field matches the value set on ID[3:0] pins, then the particular FWH device will respond to subsequent commands. Address Cycles: This is the 28-bit memory address. The addresses transfer most-significant nibble first and leastsignificant nibble last. (i.e., A27 - 24 on FWH[3:0] first, and A3 - A0 on FWH[3:0] last). Memory Size Cycle: Indicates how many bytes will be or transferred during multi-byte operations. The Pm49FL00x only support "0000b" for one byte operation. Data Cycles: The 8-bits data transferred with least-significant nibble first and most-significant nibble last. (i.e., I/O3 - I/O0 on LAD[3:0] first, then I/O7 - I/O4 on FWH[3:0] last). Turn-Around Cycle 0: The Intel ICH has driven the bus then float it to all "1"s and then floats the bus.
2
IDSEL
IN
3-9
IMADDR
YYYY
IN
10
IMSIZE
0000
IN
11-12 13 14 15 16 17
DATA TAR0 TAR1 RSYNC TAR0 TAR1
YYYY 1111 1111 (float) 0000 (READY) 1111 1111 (float)
IN IN then Float
Float then Turn-Around Cycle 1: The device takes control of the bus OUT during this cycle. OUT Ready Sync: The FWH device indicates that it has received the data or command.
OUT then Turn-Around Cycle 0: The FWH device has driven the bus Float then float it to all "1"s and then floats the bus. Float then Turn-Around Cycle 1: The Intel ICH resumes control of the bus IN during this cycle.
FWH MEMORY WRITE CYCLE WAVEFORMS
CLK
RST# or INIT#
FWH4
Memory Write Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb Address A[19:16] A[15:12] A[11:8] A[7:4] A[3:0] IMSIZE 0000b D[3:0] Data D[7:4] 1111b TAR Tri-State RSYNC 0000b 1 Clock TAR 1111b Tri-State Next Start 1110b 1 Clock
FWH[3:0]
1110b 1 Clock
Load Address in 7 Clocks From Host to Device
1 Clock Load Data in 2 Clocks
2 Clocks
2 Clocks
From Device to Host
Programmable Microelectronics Corp.
11
Issue Date: December, 2003 Rev: 1.4
PMC
FWH MODE OPERATION (CONTINUED)
FWH BYTE PROGRAM WAVEFORMS
PM49FL002 / 004
CLK RST# or INIT# FWH4
Memory Write Cycle IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b Data 1010b 1010b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# FWH4
2nd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0010b 1010b 1010b Host to Device 1010b IMSIZE 0000b 0101b Data 0101b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "2AAAh" in 7 Clocks
1 Clock Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# FWH4
3rd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b 0000b Data 1010b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "A0h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# FWH4
4th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb Address A[19:16] A[15:12] A[11:8] A[7:4] A[3:1] IMSIZE 0000b D[3:0] Data D[7:4] 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load Address in 7 Clocks Host to Device
1 Clock Load Data in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
12
Issue Date: December, 2003 Rev: 1.4
PMC
FWH SECTOR ERASE WAVEFORMS
CLK RST# or INIT# FWH4
Memory Write Cycle IDSEL Address xxxxb x1xxb xxxxb 0101b 0101b 0101b 0101b IMSIZE 0000b Data 1010b 1010b
PM49FL002 / 004
TAR 1111b Tri-State
RSYNC 0000b 1 Clock 1111b
TAR Tri-State
FWH[3:0]
1110b 1 Clock
ID[3:0] 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
2nd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0010b 1010b 1010b 1010b IMSIZE 0000b Data 0101b 0101b TAR 1111b Tri-State RSYNC 0000b 1 Clock TAR 1111b Tri-State
FWH[3:0]
1110b 1 Clock
Load "2AAAh" in 7 Clocks Host to Device
1 Clock Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
3rd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b Data 0000b 1000b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "80h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# FWH4
4th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b Data 0101b 1010b TAR 1111b Tri-State RSYNC 0000b 1 Clock TAR 1111b Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555" in 7 Clocks
Host to Device
1 Clock Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
5th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0010b 0010b 1010b 1010b IMSIZE 0000b Data 0101b 0101b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "2AAAh" in 7 Clocks
Host to Device
1 Clock Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
6th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address
SA[19:16] SA[15:12]
IMSIZE xxxxb xxxxb 0000b
Data 0000b 0011b
TAR 1111b Tri-State
RSYNC 0000b 1 Clock
TAR 1111b
Internal Erase Start
FWH[3:0]
1110b 1 Clock
Tri-State
Load Sector Address in 7 Clocks Host to Device SA = Sector Address
1 Clock Load "30h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
13
Issue Date: December, 2003 Rev: 1.4
PMC
FWH BLOCK ERASE WAVEFORMS
CLK RST# or INIT# FWH4
Memory Write Cycle IDSEL Address xxxxb x1xxb xxxxb 0101b 0101b 0101b 0101b IMSIZE 0000b Data 1010b 1010b
PM49FL002 / 004
TAR 1111b Tri-State
RSYNC 0000b 1 Clock 1111b
TAR Tri-State
FWH[3:0]
1110b 1 Clock
ID[3:0] 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
2nd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0010b 1010b 1010b 1010b IMSIZE 0000b Data 0101b 0101b TAR 1111b Tri-State RSYNC 0000b 1 Clock TAR 1111b Tri-State
FWH[3:0]
1110b 1 Clock
Load "2AAAh" in 7 Clocks Host to Device
1 Clock Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
3rd Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b Data 0000b 1000b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555h" in 7 Clocks Host to Device
1 Clock Load "80h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# FWH4
4th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0101b 0101b 0101b 0101b IMSIZE 0000b Data 0101b 1010b TAR 1111b Tri-State RSYNC 0000b 1 Clock TAR 1111b Tri-State
FWH[3:0]
1110b 1 Clock
Load "5555" in 7 Clocks
Host to Device
1 Clock Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
5th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address 0010b 0010b 1010b 1010b IMSIZE 0000b Data 0101b 0101b 1111b TAR Tri-State RSYNC 0000b 1 Clock 1111b TAR Tri-State
FWH[3:0]
1110b 1 Clock
Load "2AAAh" in 7 Clocks
Host to Device
1 Clock Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# FWH4
6th Start IDSEL ID[3:0] 1 Clock xxxxb x1xxb xxxxb Address
BA[19:16] BA[15:14] + xxb
IMSIZE xxxxb xxxxb 0000b
Data 0000b 0101b
TAR 1111b Tri-State
RSYNC 0000b 1 Clock
TAR 1111b
Internal Erase Start
FWH[3:0]
1110b 1 Clock
Tri-State
Load Block Address in 7 Clocks Host to Device BA = Block Address
1 Clock Load "50h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
14
Issue Date: December, 2003 Rev: 1.4
PMC
FWH MODE OPERATION (CONTINUED)
FWH GPI REGISTER READ WAVEFORMS
PM49FL002 / 004
CLK
RST# or INIT#
FWH4
Memory Read Cycle IDSEL ID[3:0] 1 Clock xxxxb x0xxb 1100b Address 0000b 0001b 0000b 0000b IMSIZE 0000b 1 Clock 1111b TAR Tri-State RSYNC 0000b 1 Clock D[3:0] Data D[7:4] 1111b TAR Tri-State Next Start 1101b 1 Clock
FWH[3:0]
1101b 1 Clock
Load Address "xBC0100h" in 7 Clocks From Host to Device
2 Clocks
Data Out 2 Clocks From Device to Host
2 Clocks
FWH BLOCK LOCKING REGISTER READ WAVEFORMS
CLK
RST# or INIT#
FWH4
Memory Read Cycle IDSEL ID[3:0] 1 Clock xxxxb x0xxb A[19:16] Address 0000b 0000b 0000b 0010b IMSIZE 0000b 1 Clock 1111b TAR Tri-State RSYNC 0000b 1 Clock D[3:0] Data D[7:4] 1111b TAR Tri-State Next Start 1101b 1 Clock
FWH[3:0]
1101b 1 Clock
Load Address "xBx0002h" in 7 Clocks From Host to Device
2 Clocks
Data Out 2 Clocks From Device to Host
2 Clocks
Programmable Microelectronics Corp.
15
Issue Date: December, 2003 Rev: 1.4
PMC
LPC MODE OPERATION
LPC MODE MEMORY READ/WRITE OPERATION In LPC mode, the PM49FL002/004 use the 5-pin LPC interface includes 4-bit LAD[3:0] and LFRAME# pins to communicate with the host system. The addresses and data are transmitted through the 4-bit LAD[3:0] bus synchronized with the input clock on CLK pin during a LPC memory cycle operation. The address or data on LAD[3:0] bus is latched on the rising edge of the clock. The pulse of LFRAME# signal inserted for one or more clocks indicates the start of a LPC memory read or write cycle. Once the LPC memory cycle is started, asserted by LFRAME#, a START value "0000b" is expected by the devices as a valid command cycle. Then a CYCTYPE + DIR value ("010xb" for memory read cycle or "011xb" for memory write cycle) is used to indicates the type of memory cycle. Refer to Table 4 and 5 for LPC Memory Read and Write Cycle Definition. There are 8 clock fields in a LPC memory cycle that gives a 32 bit memory address A31 - A0 through LAD[3:0] with the most-significant nibble first. The memory space of PM49FL002/004 are mapped directly to top of 4 Gbyte system memory space. See Table 11 for System Memory Map. The PM49FL002 is mapped to the address location of (FFFFFFFFh - FFFC0000h), the A31- A18 must be loaded with "1" to select and activate the device during a LPC memory read or write operation. Only A17 - A0 is used to decode and access the 256 Kbyte memory. The I/O7 - I/O0 data is loaded onto LAD[3:0] in 2 clock cycles with least-significant nibble first and most-significant nibble last. The Pm49FL004 is mapped to the address location of (FFFFFFFFh - FFF80000h), the A31- A19 must be loaded with "1" to select and activate the device during a LPC memory operation. Only A18 - A0 is used to decode and access the 512 Kbyte memory.
PM49FL002 / 004
Programmable Microelectronics Corp.
16
Issue Date: December, 2003 Rev: 1.4
PMC
LPC MODE OPERATION (CONTINUED)
Table 4: LPC Memory Read Cycle Definition
Clock Cycle 1 Field START CYCTYPE + DIR LAD[3: 0] 0000 Direction Description IN
PM49FL002 / 004
Start of Cycle: "0000b" indicates the start of a LPC memory cycle. Cycle Type: Indicates the type of a LPC memory read cycle. CYCTYPE: Bits 3 - 2 must be "01b" for memory cycle. DIR: Bit 1 = "0b" indicates the type of cycle for Read. Bit 0 is reserved. Address Cycles: This is the 32-bit memory address. The addresses transfer most-significant nibble first and leastsignificant nibble last. (i.e., A31 - 28 on LAD[3:0] first, and A3 - A0 on LAD[3:0] last). Turn-Around Cycle 0: The Chipset has driven the bus to all "1"s and then float the bus.
2
010x
IN
3 - 10
AD D R
YYYY
IN IN then Float
11 12 13 14 - 15 16 17
TAR0 TAR1 SYNC DATA TAR0 TAR1
1111 1111 (float) 0000 YYYY 1111 1111 (float)
Float then Turn-Around Cycle 1: The device takes control of the bus OUT during this cycle. OUT OUT OUT then Float Sync: The device indicates the least-significant nibble of data byte will be ready in next clock cycle. Data Cycles: The 8-bits data transferred with least-significant nibble first and most-significant nibble last. (i.e., I/O3 - I/O0 on LAD[3:0] first, then I/O7 - I/O4 on LAD[3:0] last). Turn-Around Cycle 0: The device has driven the bus to all "1"s and then floats the bus.
Float then Turn-Around Cycle 1: The Chipset resumes control of the bus IN during this cycle.
LPC MEMORY READ CYCLE WAVEFORMS
CLK
RST# or INIT#
LFRAME#
Start Memory Read Cycle 010Xb 1 Clock 1111b 1111b 1111b Address 11b + A[17:16] A[15:12] A[11:8] A[7:4] A[3:0] 1111b TAR Tri-State SYNC 0000b 1 Clock D[3:0] Data D[7:4] 1111b TAR Tri-State Next Start 0000b 1 Clock
LAD[3:0]
0000b 1 Clock
Load Address in 8 Clocks From Host to Device
2 Clocks
Data Out 2 Clocks From Device to Host
2 Clocks
Programmable Microelectronics Corp.
17
Issue Date: December, 2003 Rev: 1.4
PMC
LPC MODE OPERATION (CONTINUED)
Table 5: LPC Memory Write Cycle Definition
Clock Cycle 1 Field START CYCTYPE + DIR LAD[3: 0] 0000 Direction Description IN
PM49FL002 / 004
Start of Cycle: "0000b" to indicate the start of a LPC memory cycle. Cycle Type: Indicates the type of a LPC memory write cycle. CYCTYPE: Bits 3 - 2 must be "01b" for memory cycle. DIR: Bit 1 = "1b" indicates the type of cycle for Write. Bit 0 is reserved. Address Cycles: This is the 32-bit memory address. The addresses transfer most-significant nibble first and leastsignificant nibble last. (i.e., A31 - 28 on LAD[3:0] first, and A3 - A0 on LAD[3:0] last). Data Cycles: The 8-bits data transferred with least-significant nibble first and most-significant nibble last. (i.e., I/O3 - I/O0 on LAD[3:0] first, then I/O7 - I/O4 on LAD[3:0] last). Turn-Around Cycle 0: The Chipset has driven the bus to all "1"s and then float the bus.
2
011x
IN
3 - 10
AD D R
YYYY
IN
11 - 12 13 14 15 16 17
DATA TAR0 TAR1 SYNC TAR0 TAR1
YYYY 1111 1111 (float) 0000 1111 1111 (float)
IN IN then Float
Float then Turn-Around Cycle 1: The device takes control of the bus OUT during this cycle. OUT OUT then Float Sync: The device indicates that it has received the data or command. Turn-Around Cycle 0: The device has driven the bus to all "1"s and then floats the bus.
Float then Turn-Around Cycle 1: The Chipset resumes control of the bus IN during this cycle.
LPC MEMORY WRITE CYCLE WAVEFORMS
CLK
RST# or INIT#
LFRAME#
Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b Address A[19:16] A[15:12] A[11:8] A[7:4] A[3:0] D[3:0] Data D[7:4] 1111b TAR Tri-State SYNC 0000b 1 Clock TAR 1111b Tri-State Next Start 0000b 1 Clock
LAD[3:0]
0000b 1 Clock
Load Address in 8 Clocks From Host to Device
Load Data in 2 Clocks
2 Clocks
2 Clocks
From Device to Host
Programmable Microelectronics Corp.
18
Issue Date: December, 2003 Rev: 1.4
PMC
LPC MODE OPERATION (CONTINUED)
LPC BYTE PROGRAM WAVEFORMS
PM49FL002 / 004
CLK
RST# or INIT# LFRAME#
1st Start
Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b
Data 1010b 1010b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# LFRAME#
2nd Start
Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0010b 1010b Host to Device 1010b 1010b 0101b
Data 0101b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "2AAAh" in 8 Clocks
Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# LFRAME#
3rd Start
Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b 0000b
Data 1010b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "A0h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# LFRAME#
4th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address A[19:16] A[15:12] A[11:8] A[7:4] A[3:1] D[3:0]
Data D[7:4] 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load Address in 8 Clocks Host to Device
Load Data in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
19
Issue Date: December, 2003 Rev: 1.4
PMC
LPC SECTOR ERASE WAVEFORMS
CLK RST# or INIT# LFRAME#
1st Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
PM49FL002 / 004
Address 11xxb 0101b 0101b 0101b 0101b
Data 1010b 1010b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
2nd Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0010b 1010b 1010b 1010b
Data 0101b 0101b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b Tri-State
LAD[3:0]
0000b 1 Clock
Load "2AAAh" in 8 Clocks Host to Device
Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
3rd Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b
Data 0000b 1000b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "80h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# LFRAME#
4th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b
Data 0101b 1010b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555" in 8 Clocks
Load "AAh" in 2 Clocks Host to Device
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
5th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0010b 1010b 1010b 1010b
Data 0101b 0101b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "2AAAh" in 8 Clocks
Load "55h" in 2 Clocks Host to Device
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
6th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b Internal Erase Start
Address
SA[19:16] SA[15:12]
Data xxxxb xxxxb xxxxb 0000b 0011b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b
LAD[3:0]
0000b 1 Clock
Tri-State
Load Sector Address in 8 Clocks Host to Device SA = Sector Address
Load "30h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
20
Issue Date: December, 2003 Rev: 1.4
PMC
LPC BLOCK ERASE WAVEFORMS
CLK RST# or INIT# LFRAME#
1st Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
PM49FL002 / 004
Address 11xxb 0101b 0101b 0101b 0101b
Data 1010b 1010b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "AAh" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
2nd Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0010b 1010b 1010b 1010b
Data 0101b 0101b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b Tri-State
LAD[3:0]
0000b 1 Clock
Load "2AAAh" in 8 Clocks Host to Device
Load "55h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
3rd Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b
Data 0000b 1000b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555h" in 8 Clocks Host to Device
Load "80h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
CLK
RST# or INIT# LFRAME#
4th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0101b 0101b 0101b 0101b
Data 0101b 1010b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b Tri-State
LAD[3:0]
0000b 1 Clock
Load "5555" in 8 Clocks
Load "AAh" in 2 Clocks Host to Device
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
5th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b
Address 11xxb 0010b 1010b 1010b 1010b
Data 0101b 0101b 1111b
TAR Tri-State
Sync 0000b 1 Clock 1111b
TAR Tri-State
LAD[3:0]
0000b 1 Clock
Load "2AAAh" in 8 Clocks
Load "55h" in 2 Clocks Host to Device
2 Clocks
2 Clocks Device to Host
CLK RST# or INIT# LFRAME#
6th Start Memory Write Cycle 011Xb 1 Clock 1111b 1111b 1111b Internal Erase Start
Address
BA[19:16] BA[15:14] + xxb
Data xxxxb xxxxb xxxxb 0000b 0101b
TAR 1111b Tri-State
Sync 0000b 1 Clock
TAR 1111b
LAD[3:0]
0000b 1 Clock
Tri-State
Load Block Address in 8 Clocks Host to Device BA = Block Address
Load "50h" in 2 Clocks
2 Clocks
2 Clocks Device to Host
Programmable Microelectronics Corp.
21
Issue Date: December, 2003 Rev: 1.4
PMC
LPC MODE OPERATION (CONTINUED)
LPC GPI REGISTER READ WAVEFORMS
PM49FL002 / 004
CLK
RST# or INIT#
LFRAME#
Start Memory Read Cycle 010Xb 1 Clock 1111b 1111b 1011b Address 1100b 0000b 0001b 0000b 0000b 1111b TAR Tri-State SYNC 0000b 1 Clock D[3:0] Data D[7:4] 1111b TAR Tri-State Next Start 0000b 1 Clock
LAD[3:0]
0000b 1 Clock
Load Address "FFBC0100h" in 8 Clocks From Host to Device
2 Clocks
Data Out 2 Clocks From Device to Host
2 Clocks
Programmable Microelectronics Corp.
22
Issue Date: December, 2003 Rev: 1.4
PMC
REGISTERS
The PM49FL002/004 have two registers include the General Purpose Inputs Register (GPI_REG - available in FWH and LPC modes) and the Block Locking Register (BL_REG - available in FWH mode only). The GPI_REG can be read at FFBC0100h in the 4 Gbyte system memory map. And the BL_REG can be read through FFBx0002h where x = F - 0h. See Table 8 and 9 for the address of BL_REG. GENERAL PURPOSE INPUTS REGISTER The PM49FL002/004 contain an 8-bit General Purpose Inputs Register (GPI_REG) available in FWH and LPC modes. Only Bit 4 to Bit 0 are used in current version and Bit 7 to Bit 5 are reserved for future use. The GPI_REG is a pass-through register with the value set by GPI[4:0] pin during power-up. The GPI_REG is used for system design purpose only, the devices do not use this register. This register is read only and can be read at address location FFBC0100h in the 4 GByte system memory map through a memory read cycle. Refer to Table 6 for General Purpose Input Register Definition.
PM49FL002 / 004
BLOCK LOCKING REGISTERS The devices support block read-lock, write-lock, and lockdown features through a set of Block Locking Registers. Each memory block has an associated 8-bit read/writable block locking register. Only Bit 2 to Bit 0 are used in current version and Bit 7 to Bit 3 are reserved for future use. The default value of BL_REG is "01h" at power up. The definition of BL_REG is listed in Table 7. The FWH Register Configuration Map of PM49FL002 is shown in Table 8. The FWH Register Configuration Map of Pm49FL004 is shown in Table 9. Unused register will be read as 00h.
Table 6. General Purpose Inputs Register Definition
Bit 7:5 4 3 2 1 0 GPI4 GPI3 GPI2 GPI1 GPI0 Bit Name Function Reserved GPI_REG Bit 4 GPI_REG Bit 3 GPI_REG Bit 2 GPI_REG Bit 1 GPI_REG Bit 0 32-PLCC Pin# 30 3 4 5 6 32-VSOP Pin# 6 11 12 13 14
Programmable Microelectronics Corp.
23
Issue Date: December, 2003 Rev: 1.4
PMC
REGISTERS (CONTINUED)
PM49FL002 / 004
Table 7. Block Locking Register Definition
Bit 7:3 2 Reserved
Function
Read-Lock "1" = Prevents read operations in the block where set. "0" = Normal operation for reads in the block where clear. Default state. Lock-Dow n "1" = Prevents further set or clear operations to the Write-Lock and Read-Lock bits. LockDown only can be set, but not cleared. The block will remain locked-down until reset (with RST# or INIT#), or until the device is power-on reset. "0" = Normal operation for Write-Lock and Read-Lock bit altering in the block where clear. Default state. Write-Lock "1" = Prevents program or erase operations in the block where set. Default state. "0" = Normal operation for programming and erase in the block where clear.
1
0
Data 00h 01h 02h 03h 04h 05h 06h 07h
Bit[7: 3] 00000 00000 00000 00000 00000 00000 00000 00000
Bit 2 0 0 0 0 1 1 1 1
Bit 1 0 0 1 1 0 0 1 1
Bit 0 0 1 0 1 0 1 0 1
Resulting Block State Full access. Write locked. Default state at power-up. Locked open (full access locked down). Write-locked down. Read locked. Read and write locked. Read-locked down. Read-locked and write-locked down.
Programmable Microelectronics Corp.
24
Issue Date: December, 2003 Rev: 1.4
PMC
REGISTERS (CONTINUED)
PM49FL002 / 004
Table 8. PM49FL002 Block Locking Register Address
Register T_BLOCK_LK T_MINUS01_LK
Block Siz e (Kbytes) 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16
Protected Block Address Range 3C 000h - 3F F F F h 38000h - 3B F F F h 34000h - 37F F F h 30000h - 33F F F h 2C 000h - 2F F F F h 28000h - 2B F F F h 24000h - 27F F F h 20000h - 23F F F h 1C 000h - 1F F F F h 18000h - 1B F F F h 14000h - 17F F F h 10000h - 13F F F h 0C 000h - 0F F F F h 08000h - 0B F F F h 04000h - 07F F F h 00000h - 03F F F h
Memory Map Address F F B F 8002h F F B F 0002h
T_MINUS02_LK T_MINUS03_LK T_MINUS04_LK T_MINUS05_LK T_MINUS06_LK T_MINUS07_LK
F F B E 8002h F F B E 0002h F F B D 8002h F F B D 0002h F F B C 8002h F F B C 0002h
Table 9. Pm49FL004 Block Locking Register Address
Block Siz e (Kbytes) 64 64 64 64 64 64 64 64 Protected Block Address Range 70000h - 7F F F F h 60000h - 6F F F F h 50000h - 5F F F F h 40000h - 4F F F F h 30000h - 3F F F F h 20000h - 2F F F F h 10000h - 1F F F F h 00000h - 0F F F F h
Register T_BLOCK_LK T_MINUS01_LK T_MINUS02_LK T_MINUS03_LK T_MINUS04_LK T_MINUS05_LK T_MINUS06_LK T_MINUS07_LK
Memory Map Address F F B F 0002h F F B E 0002h F F B D 0002h F F B C 0002h F F B B 0002h F F B A 0002h F F B 90002h F F B 80002h
Programmable Microelectronics Corp.
25
Issue Date: December, 2003 Rev: 1.4
PMC
A/A MUX MODE OPERATION
A/A MUX MODE READ/WRITE OPERATION The PM49FL002/004 offers a Address/Address Multiplexed (A/A Mux) mode for off-system operation, typically on an EPROM Programmer, similar to a traditional Flash memory except the address input is multiplexed. In the A/A Mux mode, the programmer must drive the OE# pin to low (VIL) for read or WE# pins to low for write operation. The devices have no Chip Enable (CE#) pin for chip selection and activation as traditional Flash memory. The R/C#, OE# and WE# pins are used to activate the device and control the power. The 11 multiplex address pins - A[10:0] and a R/C# pin are used to load the row and column addresses for the target memory location. The row addresses (internal address A10 - A0)
PM49FL002 / 004
are latched on the falling edge of R/C# pin. The column addresses (internal address A21 - A11) are latched on the rising edge of R/C# pin. The PM49FL002 uses A17 - A0 internally to decode and access the 256 Kbytes memory space. The Pm49FL004 use A18 - A0 respectively. During a read operation, the OE# signal is used to control the output of data to the 8 I/O pins - I/O[7:0]. During a write operation, the WE# signal is used to latch the input data from I/O[7:0]. See Table 10 for Bus Operation Modes.
Table 10. A/A Mux Mode Bus Operation Modes
Mode Read Write Standby Output Disable Reset R S T# VIH VIH VIH VIH VIL OE# VIL VIH VIH VIH X WE# VIH VIL VIH X X Address X
(1)
I/O DOUT DIN High Z High Z High Z Manufacturer ID
(2)
X X X X
A 2 - A 21 = X , A1 = VIL, A0 = VIL and A1 = VIH, A0 = VIH A 2 - A 21 = X , A1 = VIL, A0 = VIH
Product Identification
VIH
VIL
VIH
Device ID
(2)
Notes: 1. X can be VIL or VIH. 2. Refer to Table 1 for the Manufacturer ID and Device ID of devices.
Programmable Microelectronics Corp.
26
Issue Date: December, 2003 Rev: 1.4
PMC
SYSTEM MEMORY MAP
PM49FL002 / 004
System Memory (Top 4 MBytes) FFFFFFFFh PM49FL002 (2 Mbits) Pm49FL004 (4 Mbits)
FFFC0000h
FFF80000h
Pm49FL008 (8 Mbits)
FFF00000h
Range for other FWH Devices
FFC00000h
Table 11. System Memory Map
Programmable Microelectronics Corp.
27
Issue Date: December, 2003 Rev: 1.4
PMC
MEMORY BLOCKS AND ADDRESSES
Table 12. PM49FL002 Sector/Block Address Table
PM49FL002 / 004
Hardw are Protection TBL#
Block Block 15 (Boot Block) Block 14 Block 13 Block 12 Block 11 Block 10 Block 9 Block 8 Block 7
Block Siz e (Kbytes) 16 16 16 16 16 16 16 16 16 16 16 16 16 16 16
Sector
Sector Siz e (Kbytes)
Address Range 3C 000h - 3F F F F h 38000h - 3B F F F h 34000h - 37F F F h 30000h - 33F F F h 2C 000h - 2F F F F h 28000h - 2B F F F h 24000h - 27F F F h 20000h - 23F F F h 1C 000h - 1F F F F h 18000h - 1B F F F h 14000h - 17F F F h 10000h - 13F F F h 0C 000h - 0F F F F h 08000h - 0B F F F h 04000h - 07F F F h 03000h - 03F F F h 02000h - 02F F F h 01000h - 01F F F h 00000h - 00F F F h
" " " " " " " " " " " " " " "
Sector 3 Sector 2
" " " " " " " " " " " " " " "
4 4 4 4
WP#
Block 6 Block 5 Block 4 Block 3 Block 2 Block 1
Block 0
16 Sector 1 Sector 0
Programmable Microelectronics Corp.
28
Issue Date: December, 2003 Rev: 1.4
PMC
MEMORY BLOCKS AND ADDRESSES (CONTINUED)
Table 13. Pm49FL004 Sector/Block Address Table
PM49FL002 / 004
Hardw are Protection TBL#
Block Block 7 (Boot Block) Block 6 Block 5 Block 4 Block 3
Block Siz e (Kbytes) 64 64 64 64 64 64 64
Sector
Sector Siz e (Kbytes)
Address Range 70000h - 7F F F F h 60000h - 6F F F F h 50000h - 5F F F F h 40000h - 4F F F F h 30000h - 3F F F F h 20000h - 2F F F F h 10000h - 1F F F F h 0F 000h - 0F F F F h
" " " " " " "
Sector 15
" " " " " " "
4
WP#
Block 2 Block 1
:
Block 0 64 Sector 1 Sector 0
:
4 4
:
01000h - 01F F F h 00000h - 00F F F h
Programmable Microelectronics Corp.
29
Issue Date: December, 2003 Rev: 1.4
PMC
COMMAND DEFINITION
PM49FL002 / 004
Table 14. Software Data Protection Command Definition
1st B u s Cycle Addr(2) Data Addr DOUT 5555h A A h 5555h A A h 5555h A A h 5555h A A h 5555h A A h 5555h A A h X X X X h F 0h 2A A A h 55h 2A A A h 55h 2A A A h 55h 2A A A h 55h 2A A A h 55h 2A A A h 55h 5555h 80h 5555h 80h 5555h 80h 5555h A A h 5555h A A h 5555h A A h 2A A A h 55h 2A A A h 55h 2A A A h 55h 5555h 10h SA BA
(3) (4)
Command S eq u en ce Read Chip Erase
(1)
B us Cycle 1 6 6 6 4 3 3 1
2n d B u s Cycle Addr Data
3rd Bus Cycle Addr Data
4th Bus Cycle Addr Data
5th Bus Cylce Addr Data
6th Bus Cycle Addr Data
Sector Erase Block Erase Byte Program Product ID Entry Product ID Exit (5) Product ID Exit (5)
30h 50h
5555h A0h Addr DIN 5555h 90h 5555h F 0h
Notes: 1. Chip erase is available in A/A Mux Mode only. 2. Address A[15:0] is used for SDP command decoding internally and A15 must be "0" in FWH/LPC and A/A Mux modes. AMS - A16 = Don't care where AMS is the most-significant address of Pm49FL00x. 3. SA = Sector address to be erased. 4. BA = Block address to be erased. 5. Either one of the Product ID Exit command can be used.
Programmable Microelectronics Corp.
30
Issue Date: December, 2003 Rev: 1.4
PMC
DEVICE OPERATIONS FLOWCHARTS
AUTOMATIC PROGRAMMING
PM49FL002 / 004
Start
Load Data AAh to Address 5555h
Load Data 55h to Address 2AAAh
Address Increment
Load Data A0h to Address 5555h
Load Program Data to Program Address
I/O7 = Data? or I/O6 Stop Toggle?
No
Yes
Last Address? No Yes Programming Completed
Chart 1. Automatic Programming Flowchart
Programmable Microelectronics Corp.
31
Issue Date: December, 2003 Rev: 1.4
PMC
DEVICE OPERATIONS FLOWCHARTS (CONTINUED)
AUTOMATIC ERASE
Start
PM49FL002 / 004
Write Chip, Sector, or Block Erase Command
No
Data = FFh? or I/O6 Stop Toggle? Yes Erasure Completed
Notes: 1. Please see Table 12 to Table 13 for Sector/Block Address Tables. 2. Only erase one sector or one block per erase operation. 3. When the TBL# pin is pulled low (VIL), the boot block will not be erased.
CHIP ERASE COMMAND
Load Data AAh to Address 5555h
SECTOR ERASE COMMAND
Load Data AAh to Address 5555h
BLOCK ERASE COMMAND
Load Data AAh to Address 5555h
Load Data 55h to Address 2AAAh
Load Data 55h to Address 2AAAh
Load Data 55h to Address 2AAAh
Load Data 80h to Address 5555h
Load Data 80h to Address 5555h
Load Data 80h to Address 5555h
Load Data AAh to Address 5555h
Load Data AAh to Address 5555h
Load Data AAh to Address 5555h
Load Data 55h to Address 2AAAh
Load Data 55h to Address 2AAAh
Load Data 55h to Address 2AAAh
Load Data 10h to Address 5555h (3)
Load Data 30h to S A (1,2,3)
Load Data 50h to (1,2,3) BA
Chart 2. Automatic Erase Flowchart
Programmable Microelectronics Corp.
32
Issue Date: December, 2003 Rev: 1.4
PMC
DEVICE OPERATIONS FLOWCHARTS (CONTINUED)
SOFTWARE PRODUCT IDENTIFICATION ENTRY
PM49FL002 / 004
SOFTWARE PRODUCT IDENTIFICATION EXIT
Load Data AAh to Address 5555h
Load Data AAh to Address 5555h
Load Data 55h to Address 2AAAh
Load Data 55h to Address 2AAAh or
Load Data F0h to Address XXXXh
Load Data 90h to Address 5555h
Load Data F0h to Address 5555h
Exit Product Identification Mode (3)
Enter Product Identification Mode (1,2)
Exit Product Identification Mode (3)
Notes: 1. After entering Product Identification Mode, the Manufacturer ID and the Device ID of Pm49FL00x can be read. 2. Product Identification Exit command is required to end the Product Identification mode and return to standby mode. 3. Either Product Identification Exit command can be used, the device returns to standby mode.
Chart 3. Software Product Identification Entry/Exit Flowchart
Programmable Microelectronics Corp.
33
Issue Date: December, 2003 Rev: 1.4
PMC
ABSOLUTE MAXIMUM RATINGS (1)
PM49FL002 / 004
Temperature Under Bias Storage Temperature Standard Package Surface Mount Lead Soldering Temperature Lead-free Package Input Voltage with Respect to Ground on All Pins All Output Voltage with Respect to Ground VCC (2)
(2)
-55oC to +125oC -65oC to +150oC 240oC 3 Seconds 260oC 3 Seconds -0.5 V to VCC + 0.5 V -0.5 V to VCC + 0.5 V -0.5 V to +6.0 V
Notes: 1. Stresses under those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. The functional operation of the device or any other conditions under those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating condition for extended periods may affected device reliability. 2. Maximum DC voltage on input or I/O pins are +6.25 V. During voltage transitioning period, input or I/O pins may overshoot to VCC + 2.0 V for a period of time up to 20 ns. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitioning period, input or I/O pins may undershoot GND to -2.0 V for a period of time up to 20 ns.
DC AND AC OPERATING RANGE
Part Number Operating Temperature Vcc Power Supply PM49FL002 0oC to 70oC 3.0 V - 3.6 V Pm49FL004 0oC to 70oC 3.0 V - 3.6 V
Programmable Microelectronics Corp.
34
Issue Date: December, 2003 Rev: 1.4
PMC
DC CHARACTERISTICS
Symbol II ILI ILO ISB Parameter Input Leakage Current for IC, ID[3:0] pins Input Leakage Current Output Leakage Current Standby VCC Current (FWH/LPC Mode) Ready Mode VCC Current (FWH/LPC Mode) VCC Active Read Current (FWH/LPC Mode) VCC Program/Erase Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage IOL = 2.0 mA, VCC = VCC min IOH = -100 A, VCC = VCC min 0.9 VCC -0.5 0.7 VCC Condition VIN = 0 V to VCC, VCC = VCC max VIN = 0 V to VCC, VCC = VCC max VI/O = 0 V to VCC, VCC = VCC max FWH4 or LFRAME# = VIH, f = 33 MHz; VCC = VCC max FWH4 or LFRAME# = VIL, f = 33 MHz; IOUT = 0 mA, VCC = VCC max FWH4 or LFRAME# = VIL, f = 33 MHz; IOUT = 0 mA, VCC = VCC max Min
PM49FL002 / 004
Typ
Max 100 1 1 500
Units A A A A
IRY
10
mA
ICC1 ICC2 (1) VIL VIH VOL VOH
2 7
15 20 0.3 VCC VCC + 0.5 0.1 VCC
mA mA V V V V
Note: 1. Characterized but not 100% tested.
AC CHARACTERISTICS
PIN IMPEDANCE (VCC = 3.3 V, f = 1 MHz, T = 25C )
Typ CI/O (1) CIN (1) LPIN (2) I/O Pin Capacitance Input Capacitance Pin Inductance
Max 12 12 20
Units pF pF nH
Conditions VI/O = 0 V VIN = 0 V
Notes: 1. These parameters are characterized but not 100% tested. 2. Refer to PCI specification.
Programmable Microelectronics Corp.
35
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
FWH/LPC INTERFACE AC INPUT/OUTPUT CHARACTERISTICS
PM49FL002 / 004
Symbol
Parameter
Condition 0 < VOUT < 0.3 VCC
Min -12 VCC -17.1 (VCC - VOUT)
Max
Units mA mA
IOH (AC)
Switching current high
0.3 VCC < VOUT < 0.9 VCC 0.7 VCC < VOUT < VCC
Equation C -32 VCC 16 V C C -17.1 (VCC - VOUT) Equation D 38 V C C -25 + (VIN + 1) / 0.015 25 + (VIN - VCC - 1) / 0.015 1 1 4 4
(1)
(Test point)
VOUT = 0.7 VCC VCC > VOUT > 0.6 VCC
mA mA mA
(1)
IOL (AC)
Switching current low
0.6 VCC > VOUT > 0.1 VCC 0.18 VCC > VOUT > 0
(Test point) ICL ICH slewr (2) slewf (2) Low clamp current High clamp current Output rise slew rate Output fall slew rate
VOUT = 0.18 VCC -3 < VIN < -1 VCC + 4 > VIN > VCC + 1 0.2 VCC - 0.6 VCC load 0.6 VCC - 0.2 VCC load
mA mA mA V/ns V/ns
Notes: 1. See PCI specification. 2. PCI specification output load is used. FWH/LPC INTERFACE CLOCK CHARACTERISTICS
Symbol tCYC tHIGH tLOW Parameter Clock Cycle Time Clock High Time Clock Low Time Clock Slew Rate INIT# or RST# Slew Rate Min 30 11 11 1 50 4 Max Units ns ns ns V/ns mV/ns
Programmable Microelectronics Corp.
36
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
FWH/LPC INTERFACE CLOCK WAVEFORM
PM49FL002 / 004
tH I G H
0.5 V C C 0.4 V C C 0.3 V C C
tC Y C tL O W
0.6 V C C
0.4 V C C p-to-p (minimum)
0.2 V C C
FWH/LPC INTERFACE MEASUREMENT CONDITION PARAMETERS
Symbol VTH1 VTL1 VTEST VMAX1 Input Signal Edge Rate Value 0.6 VCC 0.2 VCC 0.4 VCC 0.4 VCC 1 V/ns Units V V V V
Note: 1. The input test environment is done with 0.1 VCC of overdrive over VIH and VIL. Timing parameters must be met with no more overdrive that this. VMAX specifies the maximum peak-to-peak waveform allowed for measuring input timing. Production testing may use different voltage values, but must correlate results back to these parameter.
FWH/LPC MEMORY READ/WRITE OPERATIONS CHARACTERISTICS
Symbol TCYC TSU TH TVAL TON TOFF
Parameter Clock Cycle Time Input Set Up Time Input Hold Time Clock to Data Out Clock to Active Time (float to active delay) Clock to Inactive Time (active to float delay)
Min 30 7 0 2 2
Max
Units ns ns ns
11
ns ns
28
ns
Programmable Microelectronics Corp.
37
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
FWH/LPC INPUT TIMING PARAMETERS
PM49FL002 / 004
V TH CLK V TEST
tS U
FWH[3:0] or LAD[3:0]
(Valid Input Data) INPUT VALID
tH
V TL
V MAX
FWH/LPC OUTPUT TIMING PARAMETERS
V TH
CLK
V TEST V TL tV A L
FWH[3:0] or LAD[3:0]
(Valid Output Data)
tO F F
FWH[3:0] or LAD[3:0]
(Float Output Data)
tO N
Programmable Microelectronics Corp.
38
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
FWH/LPC RESET OPERATION CHARACTERISTICS
Symbol TPRST TKRST TRSTP TRSTF TRST
(1)
PM49FL002 / 004
Parameter Reset Active Time to VCC Stable Reset Active Time to Clock Stable Reset Pulse Width Reset Active to Output Float Delay Reset Inactive Time to Input Active
Min 1 100 100
Max
Units ms s ns
50 1
ns s
Note: 1. There will be a 10 s reset latency if a reset procedure is performed during a programming or erase operation. FWH/LPC RESET AC WAVEFORMS
VCC CLK
TPRST
TKRST RST#/INIT#
T RSTF
TRSTP TRST
FWH[3:0] or LAD[3:0] FWH4 or LFRAME#
A/A MUX MODE INPUT TEST MEASUREMENT CONDITION PARAMETERS
3.0 V Input 0.0 V 1.5 V
AC Measurement Level
A/A MUX MODE TEST LOAD CONDITION
TO TESTER
TO DUT CL 30 pF
Programmable Microelectronics Corp.
39
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
A/A MUX MODE READ OPERATIONS CHARACTERISTICS
Symbol tRC tACC tRST tAS tAH tOE tDF tOH tVCS Read Cycle Time Address to Output Delay RST# High to Row Address Set-up Time R/C# Address Set-up Time R/C# Address Hold Time OE# to Output Delay OE# to Output High Z Output Hold from OE# or Address, whichever occured first VCC Set-up Time 0 0 50 1 45 45 Parameter Min 270
PM49FL002 / 004
Max
Units ns
120
ns ms ns ns
50 30
ns ns ns s
A/A MUX MODE READ OPERATIONS AC WAVEFORMS
RST#
tR S T
ADDRESS
ROW ADDRESS
tR C
COLUMN ADDRESS
tA S
R/C#
tA H
tA S
tA H tA C C
OE#
tO E
WE# HIGH Z
tD F tO H
OUTPUT VALID
OUTPUT
tV C S
V CC
Programmable Microelectronics Corp.
40
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
A/A MUX MODE WRITE (PROGRAM/ERASE) OPERATIONS CHARACTERISTICS
PM49FL002 / 004
Symbol tRST tAS tAH tCWH tOES tOEH tDS tDH tWP tWPH tBP tEC tVCS
Parameter RST# High to Row Address Set-up Time R/C# Address Set-up Time R/C# Address Hold Time R/C# to WE# High Time OE# High Set-up Time OE# High Hold Time Data Set-up Time Data Hold Time Write Pulse Width Write Pulse Width High Byte Programming Time Chip, Sector or Block Erase Cycle Time VCC Set-up Time
Min 1 50 50 50 20 20 50 5 100 100
Max
Units ms ns ns ns ns ns ns ns ns ns
40 80 50
s ms s
A/A MUX MODE WRITE OPERATIONS AC WAVEFORMS
RST#
tR S T
ADDRESS
ROW ADDRESS
tR C
COLUMN ADDRESS
tA S
R/C#
tA H
tA S
tA H tC W H tO E H
tV C S
OE#
tO E S
WE# HIGH Z
tD S
INPUT DATA
tD H
OUTPUT
V CC
Programmable Microelectronics Corp.
41
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
A/A MUX MODE BYTE PROGRAM OPERATIONS AC WAVEFORMS
PM49FL002 / 004
4-Byte Program Command ADDRESS
5555 2AAA 5555 BYTE ADDRESS
R/C#
tC W H
WE#
tW P
tW P H
tB P
OE#
tD S
DATA AA 55
tD H
A0
INPUT DATA VALID DATA
A/A MUX MODE CHIP ERASE OPERATIONS AC WAVEFORMS
6-Byte Chip Erase Command ADDRESS
5555 2AAA 5555 5555 2AAA 5555
R/C#
tC W H
WE#
tW P
tW P H
tE C
OE#
tD S
AA 55
tD H
80 AA 55 10
DATA IN
Programmable Microelectronics Corp.
42
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
A/A MUX MODE SECTOR/BLOCK ERASE OPERATIONS AC WAVEFORMS
6-Byte Block Erase Command ADDRESS
5555 2AAA 5555 5555 2AAA
PM49FL002 / 004
SECTOR OR BLOCK ADDRESS
R/C#
tC W H
WE#
tW P
tW P H
tE C
OE#
tD S
AA 55
tD H
80 AA 55 30/50
DATA IN
A/A MUX MODE TOGGLE BIT AC WAVEFORMS
ADDRESS
ROW
COLUMN
R/C#
WE#
tO E H
OE#
tO E
I/O6
D D
Note:
1. Toggling OE# will operate Toggle Bit. 2. I/O6 may start and end from "1" or "0" in random.
Programmable Microelectronics Corp.
43
Issue Date: December, 2003 Rev: 1.4
PMC
AC CHARACTERISTICS (CONTINUED)
A/A MUX MODE DATA# POLLING AC WAVEFORMS
ROW COLUMN
PM49FL002 / 004
ADDRESS
R/C#
WE#
tO E H
OE#
tO E
I/O7
D D# D# D# D
Note:
Toggling OE# will operate Data# Polling.
PROGRAM/ERASE PERFORMANCE
Parameter Sector/Block Erase Time Chip Erase Time Byte Programming Time Unit ms ms s Typ 50 50 25 Max 80 80 40 Remarks From writing erase command to erase completion From writing erase command to erase completion Excludes the time of four-cycle program command execution
Note: These parameters are characterized but not 100% tested.
RELIABILITY CHARACTERISTICS (1)
Parameter Endurance Data Retention ESD - Human Body Model ESD - Machine Model Latch-Up Min 100,000 20 2,000 200 100 + ICC1 >4,000 >400
(2)
Typ
Unit Cycles Years Volts Volts mA
Test Method JEDEC Standard A117 JEDEC Standard A103 JEDEC Standard A114 JEDEC Standard A115 JEDEC Standard 78
Notes: 1. These parameters are characterized but not 100% tested. 2. Preliminary specification only and will be formalized after cycling qualification test.
Programmable Microelectronics Corp.
44
Issue Date: December, 2003 Rev: 1.4
PMC
PACKAGE TYPE INFORMATION 32V
PM49FL002 / 004
32-Pin Thin Small Outline Package (VSOP - 8 mm x 14 mm)( measure in millimeters)
1.05 0.95 Pin 1 I.D. 0.27 0.17
8.10 7.90 0.50 BSC 0.15 0.05
12.50 12.30 14.20 13.80
1.20 MAX 0.25 0 5
0.20 0.10
0.70 0.50
32J
32-Pin Plastic Leaded Chip Carrier (measured in millimeters)
12.57 12.32
11.51 11.35
15.11 14.86 Pin 1 I.D. 14.05 13.89
SEATING PLANE
0.74X30 3.56 3.18 2.41 1.93
13.46 12.45 0.53 0.33
0.81 0.66
1.27 Typ.
TOP VIEW
Programmable Microelectronics Corp.
SIDE VIEW 45
Issue Date: December, 2003 Rev: 1.4
PMC
REVISION HISTORY
Date June, 2002 July, 2002 Revision No. 1.0 1.1 Description of Changes Preliminary publication Formal publication
PM49FL002 / 004
P ag e N o . All All 1, 41, 44 23 All 45 1, 4, 34 1, 44
Revised program and erase time specification January, 2003 1.2 Corrected typo on the part number for Block Locking Register Removed Pm49FL008 information November, 2003 1.3 Removed inch measurement for package type information Changed product ordering information for lead-free package option December, 2003 1.4 Upgraded guranteed program/erase cycles from 50,000 to 100,000 (preliminary)
Programmable Microelectronics Corp.
46
Issue Date: December, 2003 Rev: 1.4

▲Up To Search▲

Price & Availability of PM49FL002

	To Download PM49FL002 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .